

PRELIMINARY

PM150CLA120

FLAT-BASE TYPE

INSULATED PACKAGE

Notice : This is not a final specification. Some parametric limits are subject to change.

PM150CLA120

Pre.	T.Marumo	Rev.	A
Apr.	M.Yamamoto May 23.2003	m.Yamamoto	July 14.2003

Feature

- a) Adopting new 5th generation IGBT(CSTBT) chip, which performance is improved by $1\mu\text{m}$ fine rule process.

For example, typical $V_{ce(\text{sat})}=1.9\text{V}$ @ $T_j=125^\circ\text{C}$


- b) I adopt the over-temperature conservation by T_j detection of CSTBT chip, and error output is possible from all each conservation upper and lower arm of IPM.

- 3φ 150A, 1200V Current-sense IGBT type inverter
- Monolithic gate drive & protection logic
- Detection, protection & status indication circuits for, short-circuit, over-temperature & under-voltage (P-Fo available from upper arm devices)
- Acoustic noise-less 30kW class inverter application

OUTLINE DRAWING Dimensions in mm

See Page 7

APPLICATION : General purpose inverter, servo drives and other motor controls



Maximum Ratings ($T_j = 25^\circ\text{C}$, unless otherwise noted)

Inverter Part


Item	Symbol	Condition	Ratings	Unit	
Collector-Emitter Voltage	V_{CES}	$V_D = 15\text{V}, V_{CIN} = 15\text{V}$	1200	V	
Collector Current	$\pm I_C$	$T_C = 25^\circ\text{C}$	150	A	
Collector Current (Peak)	$\pm I_{CP}$	$T_C = 25^\circ\text{C}$	300	A	
Collector Dissipation	P_C	$T_C = 25^\circ\text{C}$	(Note-1)	781	W
Junction Temperature	T_j			-20 ~ +150	°C

Control Part

Item	Symbol	Condition	Rating	Unit
Supply Voltage	V_D	Applied between : $V_{UP1}\text{-}V_{UPC}$ $V_{VP1}\text{-}V_{VPC}$, $V_{WP1}\text{-}V_{WPC}$, $V_{N1}\text{-}V_{NC}$	20	V
Input Voltage	V_{CIN}	Applied between : $U_P\text{-}V_{UPC}$, $V_P\text{-}V_{VPC}$ $W_P\text{-}V_{WPC}$, $U_N\text{-}V_N$, $W_N\text{-}V_{NC}$	20	V
Fault Output Supply Voltage	V_{FO}	Applied between : $U_{FO}\text{-}V_{UPC}$, $V_{FO}\text{-}V_{VPC}$ $W_{FO}\text{-}V_{WPC}$, $F_O\text{-}V_{NC}$	20	V
Fault Output Current	I_{FO}	Sink current at U_{FO} , V_{FO} , W_{FO} , F_O terminals	20	mA

Total System

Item	Symbol	Condition	Rating	Unit
Supply Voltage Protected by SC	$V_{CC(\text{PROT})}$	$V_D = 13.5\text{~}16.5\text{V}$ Inverter Part, $T_j = +125^\circ\text{C}$ Start	800	V
Supply Voltage (Surge)	$V_{CC(\text{surge})}$	Applied between : P-N, Surge value	1000	V
Module Case Operating Temperature	T_C	(Note-1)	-20 ~ +100	°C
Storage Temperature	T_{stg}		-40 ~ +125	°C
Isolation Voltage	V_{iso}	60Hz, Sinusoidal Charged part to Base, AC 1 min.	2500	Vrms

(Note-1) T_C (base plate) measurement point is below.

Thermal Resistances

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Junction to case Thermal Resistances	R _{th(j-c)Q}	Inverter IGBT part (per 1/6) (Note-2)	—	—	0.12*	°C/W
	R _{th(j-c)F}	Inverter FWDi part (per 1/6) (Note-2)	—	—	0.20*	
	R _{th(j-c)Q}	Inverter IGBT part (per 1/6) (Note-1)	—	—	0.16	
	R _{th(j-c)F}	Inverter FWDi part (per 1/6) (Note-1)	—	—	0.26	
Contact Thermal Resistance	R _{th(c-f)}	Case to fin, (per 1 module) Thermal grease applied (Note-1)	—	—	0.023	

(Note-2) T_c measurement point is just under the chip.* If you use this value, R_{th(f-a)} should be measured just under the chips.Electrical Characteristics (T_j = 25°C unless otherwise noted)

Inverter Part

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Collector-Emitter Saturation Voltage	V _{CE(sat)}	V _D = 15V, V _{CIN} = 0V	—	1.9	—	V	
		I _C = 150A, Pulsed Fig.1	T _j = 25°C	—	1.9		
FWDi Forward Voltage	VEC	I _C = 150A, V _{CIN} = 15V V _D = 15V	Fig. 2	—	2.5	3.5	V
Switching Time	ton	V _D = 15V, V _{CIN} = 0V ↔ 15V	0.5	1.0	2.5	μs	
	trr	V _{CC} = 600V, I _C = 150A	—	0.15	0.3		
	tc(on)	T _j = 125°C, Inductive Load	—	0.4	1.0		
	toff		Fig.3,4	—	2.0	3.0	
	tc(off)			—	0.7	1.2	
Collector-Emitter Cutoff Current	ICES	V _{CE} = V _{CES}	T _j = 25°C	—	—	1	mA
		V _D = 15V	Fig.5	T _j = 125°C	—	10	

Control Part

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Circuit Current	I _D	V _D = 15V	V _{N1} -V _{NC}	—	18	28	mA
		V _{CIN} = 15V	V _{XP1} -V _{XPC}	—	6	12	
Input ON Threshold Voltage	V _{th(ON)}	Applied between : U _P -V _{UPC} , V _P -V _{VPC} W _P -V _{WPC} , U _N -V _N -W _N -V _{NC}	1.2	1.5	1.8	V	
			1.7	2.0	2.3		
Short Circuit Trip Level	SC	-20 ≤ T _j ≤ 125°C V _D = 15V	Fig.3,6	300	—	—	A
				—	0.2	—	
Short Circuit Current Delay Time	toff(SC)	V _D = 15V	Fig.3,6	—	0.2	—	μs
Over Temperature Protection	OT	Detect T _j of IGBT chip	Trip level	135	145	155	°C
			Reset level	—	125	—	
Supply Circuit Under-Voltage Protection	UV	-20 ≤ T _j ≤ 125°C	Trip level	11.5	12.0	12.5	V
			Reset level	—	12.5	—	
Fault Output Current	I _{FO(H)}	V _D = 15V, V _{CIN} = 15V	—	—	0.01	mA	
			(Note-3)	—	10	15	
Minimum Fault Output Pulse Width	t _{FO}	V _D = 15V	(Note-3)	1.0	1.8	—	ms

(Note-3) Fault output is given only when the internal SC, OT & UV protections schemes of either upper or lower arm device operate to protect it.

Mechanical Ratings and characteristics

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Mounting torque	—	Main terminal screw : M 5	2.5	3.0	3.5	N · m
Mounting torque	—	Mounting part screw : M 5	2.5	3.0	3.5	N · m
Weight	—	—	—	800	—	g



Recommended Conditions For Use

Item	Symbol	Condition	Recommended value	Unit
Supply Voltage	V _{CC}	Applied across P-N terminals	≤ 800	V
Control Supply Voltage	V _D	Applied between : V _{UP1} -V _{UPC} , V _{VP1} -V _{VPC} , V _{WP1} -V _{WPC} , V _{N1} -V _{NC} (Note-4)	15.0±1.5	V
Input ON Voltage	V _{CIN(ON)}	Applied between : U _P -V _{UPC} , V _P -V _{VPC}	≤ 0.8	V
Input OFF Voltage	V _{CIN(OFF)}	W _P -V _{WPC} , U _N -V _N , W _N -V _{NC}	≥ 9.0	
PWM Input Frequency	f _{PWM}	Using Application Circuit of Fig.8	≤ 20	kHz
Arm Shoot-through Blocking Time	t _{dead}	For IPM's each input signals Fig.7	≥ 2.5	μs

(Note-4) With ripple satisfying the following conditions
 dv/dt swing $\leq \pm 5V/\mu s$, Variation $\leq 2V$ peak to peak

Precautions for testing

1. Before applying any control supply voltage (V_D), the input terminals should be pulled up by resistors, etc. to their corresponding supply voltage and each input signal should be kept off state. After this, the specified ON and OFF level setting for each input signal should be done.
2. When performing "SC" tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above V_{CES} rating of the device.
 (These test should not be done by using a curve tracer or its equivalent.)

Fig.1 V_{CES}(sat) TsetFig.2 V_{EC} Tset




Fig.3 Switching time test circuit and waveform




Fig.5 ICES Test




Fig.6 SC test waveform


1.5V: Input on threshold voltage $V_{th(on)}$ typical value, 2V: Input off threshold voltage $V_{th(off)}$ typical value

Fig.7 Dead time measurement point example





Fig. 8 Application Example Circuit

Notes for stable and safe operation :

- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
- Connect low impedance capacitor between the Vcc and GND terminal of each fast switching opto-coupler.
- Fast switching opto-couplers : $t_{PLH}, t_{PHL} \leq 0.8 \mu s$, Use High CMR type.
- Slow switching opto-coupler : $CTR > 100\%$
- Use 4 isolated control power supplies (VD). Also, care should be taken to minimize the instantaneous voltage change of the power supply.
- Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between P and N terminal.
- Use line noise filter capacitor (ex. 4.7nF) between each input AC line and ground to reject common mode noise from AC line and improve noise immunity of the system.

Outline drawings

[Dimensions in mm]



Terminal code

1. VUPC	6. VFO	11. WP	16. UN
2. UFO	7. VP	12. VWP1	17. VN
3. UP	8. VVP1	13. VNC	18. WN
4. VUP1	9. VWPC	14. VN1	19. Fo
5. VVPC	10. WFO	15. NC	